



6477683

10

**FIGURE 1**



**FIGURE 2**

Fig 1B

665020 24054260

**tensa Processor Generator** User Guide Xtensa Info

**Configuration Manager - User: pmac1** Build mode: Evaluation  
Switch to Production

Name	Last Built	Status	Edit Config	Build Config	View Results	Download	Delete Config
s2: just intr	1/8/99 12:43	Built OK	<span>Edit</span>	<span>Build</span>	<span>View</span>	<span>Download</span>	<span>Delete</span>
s3: high prio	1/8/99 12:43	Out of date	<span>Edit</span>	<span>Build</span>	<span>View</span>	N/A	<span>Delete</span>

Create New Configuration Std Tools... Documentation...

**TIE Manager**

Name	Last Modified	Edit	Remove
Huffman.tie		<span>Edit</span>	<span>Remove</span>

Load TIE Description

**FIGURE 3**

Configuration Editor, \*1\* - Microsoft Internet Explorer provided by Pillsbury Madison & Sutro LLP

File Edit View Go Favorites Help

Back Forward Stop Refresh Home Search Favorites History Channels Fullscreen Mail Print Edit

Address <https://www.tensix.com/cgi-bin/cgiwin.asp?belauser/tan4gen.pl>

# tensix Processor Generator

User Guide Xtensa Info

## Options

- Goals
- ISA Options
- Processor Memory & Cache
- Peripherals
- Debugging support
- Interrupts
- System Memory Addresses
- TIE Instructions
- Target CAD environment

## Technology For Estimation

Target ASIC technology: 25 micron

Target operating condition: Typical

---

## Implementation Goals

Target speed: 250 MHz

Target gate count: 20000 NAND2-equivalent

Target power: 75 mWatts

Goal prioritization: Speed then Power then Area


### Estimation Chart

Parameter	Min	Max	Target
Speed (MHz)	100	250	250
Core Area (Gates)	28125	76150	43294
Core Power (mW)	65	140	128
Total Area (mm <sup>2</sup> )	0.0	7.88	1.98

Start Configuration Editor dump1.bmp - Paint Internet zone 3:16 PM

88

655020" 21094260




**FIGURE 5**




The diagram illustrates the architecture of the interpreter, organized into several layers and components:

- Top Layer (Static Translation):**
  - User program binary** (dark box) feeds into the **run-time instruction decoder**.
  - Instruction transformations (semantics)**, **programmer's state (isa)**, and **instruction encoding (isa)** (dark boxes) feed into the **per configuration static translation** block.
  - This block contains:
    - C function for each instruction** (light box).
    - Instruction decoding database and C access functions** (light box).
- Run-time Instruction Decoder:** A central block labeled **run-time instruction decoder (once per static occurrence of instruction)** receives input from the user binary and the static translation block.
- Cache and Loop:**
  - The decoder feeds into a **cache of decoded instructions** (light box).
  - The cache feeds into the **basic instruction fetch/execute loop** (light box).
- Simulated Program State:** The loop interacts with the **simulated program state** (light box) via a bidirectional arrow.
- Access Methods:** Below the loop, three boxes represent different access methods, all connected to the loop and the state via bidirectional arrows:
  - access via scripting language (Python)**
  - access via command line**
  - access via socket routines (debugger)**
- Interface Tools:** At the bottom, a label **users and software development interface tools** points to the access method boxes.
- Interpretation:** A label **per program run-time interpretation** is positioned to the left of the access method boxes.




**FIGURE 8**

200




**FIGURE 9**






**FIGURE 10**




**FIGURE 11**




**FIGURE 12**

**FIGURE 13**




09246047-020509

665020-4094260



**FIGURE 14**



**FIGURE 15**